Abstract: This paper presents a high-voltage (HV) neural stimulator combined with a low-voltage (LV) neural recorder. In many bidirectional neural implementations with a high voltage compliance for the stimulation is it not possible to have a high density due to the high power consumption in the recording part with the same HV supply. This realization shows a stimulator with a HV supply of ±7.5V to enable high voltage compliance together with a neural recorder, which uses a LV supply of ±1.65V to minimize the power consumption of the recording. In addition, the recorder split the neural signal into the localfield-potentials and the action potentials. With a separation and an individual amplification of the two sub signals to the maximum swing, it is possible to reduce the dynamic range and thus resolution of the required ADC. This results in a major data reduction and reduces the power consumption of the recording part. The implementation presents a stimulator with a maximum stimulation current of ±15mA with 5-bit resolution and 7-bit dynamic range combined with a recorder, which consumes 52µW, and provides an input referred noise of 3.8µVrms for the LFPs and the APs.
Introduction
Parallel neural recording combined with neural stimulation enables neuroscientist the possibility to study the complex neural networks in more detail. A combined system has the major advantage that it is possible to stimulate at one electrode and record the neural reaction of the neural network at the same electrode afterwards. With this information, the waveform of the stimulation can be optimized and this gives the possibility to stimulate the neural network with a higher efficiency. To enable high current stimulation together with high impedance electrodes a high voltage compliance (VC) is necessary due to the voltage drop at the electrode. A high VC requires itself a HV supply for the stimulator. But, a HV supply for the whole chip results in very high power consumption in the neural recorder, which had to work from this unnecessary high supply. Accordingly, a highly integrated chip with many parallel channels would heat up to an inadmissible high temperature. Two different supply voltages on one chip enable high power efficiency for stimulator and recorder. Therefore, a HV protection switch is necessary to disconnect the LV recorder within a stimulation phase in order to protect the LV devices from destructive An additional separation circuit for local-field-potentials (LFPs) and action potentials (APs) reduces the total amount of data [1] . Therefore, the power efficiency of the recording unit and the stimulator is very high, which enables a high integrity on the chip.
Methods
Fig . 1 shows the implementation of one channel with bidirectional neural interface. On the left side is the stimulator with a voltage supply of ±7.5V. The design of the stimulator is based on the structure published in [2] . A 5-Bit current steering digital-toanalog converter (DAC) with two operating points generates the reference current. The DAC is realized in the LV domain to minimize the power consumption. The reference current can be mirrored with two gain factors for an anodic stimulation current or for a cathodic stimulation current. The actively biased current mirror has been optimized with respect to a minimum headroom voltage. This results in a maximum VC for the stimulator. On the right side is the neural recorder with the LV supply of ±1.65V, which has been shown in [1] . It is a fully differential circuit to avoid crosstalk and to increase the dynamic range by a factor of two. It consists of a low-noise amplifier (LNA) with a high noise efficiency factor to amplify the neural signal with amplitudes in the microvolt range. The input transistors of the LNA are the dominant transistors with respect to noise. Therefore, they operate in weak inversion and have a large area in order to reduce the flicker noise. The electrode is capacitively coupled to the LNA in order to overcome the offset voltage at the electrode. An anti-aliasing-filter after the LNA enables the usage of SC filters. These filters have the advantages that corner fre-quencies in the few hundreds of Hz can be realized within small area. In addition, the corner frequency is determined by the ratio of capacitors which is very accurate. Consequently, it is possible to spectrally separate the LFPs and the APs from each other. An individual amplification of the two sub signals to the maximum swing enables the reduction of the resolution in the ADC [1] . This results in data reduction of approximately 27%, which saves a considerable amount of power in the ADC and in the wireless transmitter. The HV switch is realized via a HV-PMOS transistor which can work with ±7.5V. The switch has to be opened within a stimulation phase in order to protect the LV-recorder from destructive voltages. Within the recording phase, I cath and I an are off. Therefore, the input impedance of the current sources is very high. The switch can be closed and the neural signal can be amplified and recorded. The HV-PMOS transistor is the first element in the chain, and thus very critical with respect to noise. The noise of the transistor adds to the noise of the LNA without any attenuation. Additionally, the on-resistance of the transistor has to be as small as possible, which results in a high width of the transistor. The drawback of the high width is the increased area and potential charge feedin, which must be avoided. Thus, a trade-off has to be found.
Results
The circuit is implemented and simulated in a 180nm HV-CMOS technology. The stimulator provides an anodic as well as a cathodic stimulation current of 15mA with a 5-bit resolution, 4 current ranges and 50dB dynamic range. The VC of the stimulator is -6.5V to +6.5V for the maximum current of 15mA, while smaller currents yield even higher compliance. The front-end circuit of one channel, including the LNA, the anti-aliasing-filter, and the three SC-filters, consumes 52µW. The frequency response of the LFP-channel provides a band pass with a lower corner frequency of below 1Hz and a selectable upper corner frequency of 100Hz, 200Hz or 400Hz. The passband gain of the filter can be set in 4 steps between 44dB and 61.5dB. The input referred noise is 3.8µVrms with a corner frequency of 200Hz. The band pass transfer function of the AP-channel is tunable as well. The lower corner frequency can be set to 125Hz, 225Hz and 450Hz. The upper corner frequency is fixed at 7.5kHz and the passband gain can be tuned from 50dB to 74dB in steps. The gain is high enough to amplify the APs to the maximum swing, and this reduces the resolution of the required ADC by 2-3bits as compared to a recording system without the separation.
Discussion
A comparison of the simulated performances of the bidirectional neural interface with state-of-the-art implementations of low-power neural recorders [3] , [4] is performed. The VC of such systems is very small [3] , [4] due to the small and single supply voltage for the whole chip. A bidirectional neural interface with a voltage supply of 5V was presented in [5] . The maximum current stimulation of this implementation was 10mA. A major drawback of this implementation is the high power consumption of 160µW in the recording part. The proposed work, using different supply voltages for the stimulator and the recorder, combines the advantages of both systems, and thus, it is possible to have a neural interface circuit with small power consumption and a small input referred noise together with a current based stimulator with a VC of 13V and a maximal stimulation current of ±15mA. It therefore combines a high efficiency, high VC output stage with a low power neural recording frontend, while both parts are separated with a HV switch with an overvoltage protection circuit.
Conclusion
The contribution presents a HV stimulator, which provides up to 15mA output current with a voltage compliance of 13V. A DAC generates the reference current and has a resolution of 5-bit and 50dB dynamic range. In addition, a front-end circuit for neural recording with active separation of LFPs and APs is connected over a HV transistor network to the same electrode. This implementation enables a high current stimulation with HV compliance and a low power recording part. Hence, the separation of the neural signal in the recorder reduces the requirements for the ADC, and the maximum data rate can be lowered by up to 27 Bibliography
